








**TABLE 1 - TRUTH TABLE**

D	C	B	A	1	2	3	4	5	6	7	8	9
0	0	0	0	1	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0
1	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0


1 = HIGH LEVEL 0 = LOW LEVEL



SX-400 IC INFORMATION No 1 (CMOS) 1/5

AGA-0121





Z80, Z80A CPU PIN CONFIGURATION

**A0-A15 (Address Bus)** Tri-state output, active high. A0-A15 constitute a 16-bit address bus. The address bus provides the address for memory (up to 64K bytes) data exchanges and for I/O device data exchanges.

**D0-D7 (Data Bus)** Tri-state input/output, active high. D0-D7 constitute an 8-bit bidirectional data bus. The data bus is used for data exchanges with memory and I/O devices.

**M1 (Machine Cycle one)** Output, active low.  $\overline{M1}$  indicates that the current machine cycle is the OP code fetch cycle of an instruction execution.

**MREQ (Memory Request)** Tri-state output, active low. The memory request signal indicates that the address bus holds a valid address for a memory read or memory write operation.

**IORQ (Input/Output Request)** Tri-state output, active low. The IORQ signal indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. An IORQ signal is also generated when an interrupt is being acknowledged to indicate that an interrupt response vector can be placed on the data bus.

**RD (Memory Read)** Tri-state output, active low. RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

**WR (Memory Write)** Tri-state output, active low. WR indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.

**RFSH (Refresh)** Output, active low.  $\overline{RFSH}$  indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current MREQ signal should be used to do a refresh read to all dynamic memories.

**HALT (Halt state)** Output, active low.  $\overline{HALT}$  indicates that the CPU has executed a HALT software instruction and is awaiting either a non-maskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity.

**WAIT (Wait)** Input, active low.  $\overline{WAIT}$  indicates to the Z-80 CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active.


**INT (Interrupt Request)** Input, active low. The Interrupt Request signal is generated by I/O devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled.

**NMI (Non Maskable Interrupt)** Input, active low. The non-maskable interrupt request line has a higher priority than INT and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop. NMI automatically forces the Z-80 CPU to restart to location 0066H.


**RESET** Input, active low.  $\overline{RESET}$  initializes the CPU as follows: reset interrupt enable flip-flop, clear PC and registers I and R and set interrupts to 8080A mode. During reset time, the address and data bus go to a high impedance state and all control output signals go to the inactive state.

**BUSRQ (Bus Request)** Input, active low. The bus request signal has a higher priority than NMI and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these buses.

**BUSAK (Bus Acknowledge)** Output, active low. Bus acknowledge is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals.




Z80, Z80A CPU BLOCK DIAGRAM



Z80, Z80A CPU REGISTERS

IC INFORMATION (CPU)		設計	製図	検図	承認	三角法	11
		56/4/11	56/4/11	56/4/11	56/4/11	m/m	打
		月山	川井	川井	川井	打	計
						SX-400	品
							名
							AG-0112

テスコ株式会社




ADDRESS AREA  
 EPROM 0000H - 07FFH  
 RAM 0800H - 09FFH  
 (TONE MEMORY 0900H - 09FFH)

1S2473


SX-400 SYN-32 MICROCOMPUTER		設計	製図	検図	承認	三角法			11
		81.3.30	5.1.2	5.1.2	5.1.2	m/m	材質	仕上寸法	No.
		内山	川井	川井	川井	尺度	器種	SX-200	名称
		テスコ株式会社							部品名
									図番 AGA-01117
									仮番





note  
 I<sub>2</sub> ; TTL 7404  
 I<sub>8</sub>, I<sub>14</sub> ; CMOS 4081BE  
 I<sub>15</sub> ; CMOS 4072BE  
 I<sub>20</sub> ; CMOS 4071BE  
 I<sub>1</sub> ; IS2413

SX-400 SYN-32		設計	製圖	検図	承認	三角法	1	
MICROCOMPUTER		81.3.30	56.1.2	川井	尺度	材 質 仕上寸法	部品名 数量	
		内山	56.1.2	川井	尺度	SX-400	名称	
		テスコ株式会社				図番 AGA-0117		



MOD L	SYN-32	VP
TUNE 2	SYN-34	XP
" 4	"	AP
RANGE 1A	"	AP
" 3A	"	AP
" 2A	"	AP
29L	SYN-32	AP

MOD M	SYN-32	VP
TUNE 1	SYN-34	WP
" 3	"	B3
RANGE 4B	"	B3
" 3B	"	B3
" 2B	"	B3
29H	SYN-32	B3

GND	PS-25	GND
I1	SYN-33	GND
I10	PS-25	+10V
I10		
+5V	PS-25	+15V A
+15V	SYN-33	+15V


SH H	SYN-32	30H
SH L	"	30L
E61-4	SYN-31	E61-4
E61-3	"	4-3
E61-2	"	4-2
E61-1	"	4-1
CFO/E61	SYN-32	25
CFO 12	SYN-30	OUT 2
-5V	EE-N5	-15V
-15V		

SX-400 SYN-29 1/2  
(VCO)

設計	製図	検図	承認	三角法					1		
81.3.30				m/m	材	質	仕上寸法	No	部品名	数	摘要
内山			川井	尺度			SX-400	名称	図番		AGA-0114

テスコ株式会社






1S2473

△	SX-400 SYN-29 (VCO)	2/2	設計	製図	検図	承認	三角法	1		
			81.3.30	内山	川井	尺	材	寸法	No.	部品名
△						度	種	SX-400	名称	AG-0.114
△										
△										

テスコ株式会社



SIG OUT L	JA-02	SIG IN 1
OUT 1	SYN-29	SIG IN 2
1	2	4
3	4	SIG IN 3
4	4	SIG IN 4
-15V B	PS-25	
+15V B	PS-25	

KFB 1	SYN-29
4	2
4	3
4	4
EGT 4	SYN-31
4	3
4	2
4	1
EGT M	SYN-32
12	
10	

8	SYN-32	VCF C
9		RESO
+5V A	SYN-34	
+5V A	PS-25	
-5V	SYN-34	
-5V	PS-25	
VCF	SYN-35	LFO M
11	SYN-32	





SYN-32	26
"	28H
"	29L
SYN-31	SIG A
SYN-32	HPC C
SYN-31	EXP
JA-02	SIG OUT
"	EXP
"	PHONE

EXV I	SYN-31
4	2
4	3
4	4
2	SYN-32
VCA VOL	SYN-35
OUT L	SYN-31
OUT R	"

SX-400 SYN-30  
VCF 1/2


設計	製図	検図	承認	三角法	...	1
81.3.30				m/m	材質仕上寸法	部品名
内山				尺度	SX-400	図番
						AG-0115
						版番

テスコ株式会社



SX-400 VCF		SYN-30		2/2		設計	製図	検図	承認	三角法	1		部品名	数	備考
						81.3.30	55.1.2	55.1.2	川井	m/m	SX-400		名称		
						内山	川井	川井	川井	尺度	SX-400		名称		
										材	SX-400		名称		
										買	SX-400		名称		
										仕	SX-400		名称		
										上	SX-400		名称		
										寸	SX-400		名称		
										法	SX-400		名称		
										No.	SX-400		名称		
										部	SX-400		名称		
										品	SX-400		名称		
										名	SX-400		名称		
										数	SX-400		名称		
										備	SX-400		名称		
										考	SX-400		名称		
										番	SX-400		名称		
										番	SX-400		名称		

テスコ株式会社




EG BLOCK  
SYN-31-11

1/2

設計	製図	検閲	承認	三角法	材料	仕上寸法	部品名	改訂
	81.123	丸山	丸山	m/m	SX-200		EG 1077 回路図	AGA-0116
	Eiichi Sato	丸山	丸山	尺度				

テスコ株式会社




FRONT PANEL BLOCK  
 SYN-34, SYN-35, SYN-36, LP-09

設計	製図	検図	承認	三角法	材	質	仕上寸法	部	品	名	数	備	考
5/1.17	5.1.2	5.1.2	川井	m/m	AYX-400			7ポートパネル部		回路図		図番	AGA-01118

テスコ株式会社

HAND CONTROLLER H.C. OFFSET ADJ.



$I_1 \sim I_4$  - RC4558DD  
 $I_5$  - CA3080E  
 152473

SYN-33

PS-24	GND	+5V
PS-24	-5V	-5V
PS-25	-5V	-5V
PS-25	GND	GA P
PS-25	+5V	+5V

SYN-29	BATV 4	FINE TUNE
SYN-29	BATV 3	
SYN-29	BATV 2	
SYN-29	BATV 1	
SYN-29	KCV 0	KCV IN
SYN-29	KCV 1	KCV OPT
SYN-29	GND	KCV GND
SYN-29	440	TUNING SET RATE
SYN-32	EXKT	GATE IN
SYN-32	EXI	EXI


JA-02

SYN-39	EXD	EXP. PED
SYN-30	HEA R	PHONES R
SYN-30	HEA L	PHONES L
SYN-30	SID R	RIGHT
SYN-30	SID L	LEFT

SYN-29	HAM	+15V
SYN-29	+15V	+15V
SYN-29	GND	GND
SYN-29	-15V	-15V
SYN-29	HAND	+5V
SYN-29	-15V	-15V
SYN-29	-5V	-5V
SYN-29	TRV	-5V
SYN-29	21	21
SYN-29	TRASPO	TRASPO

KEYBOARD END PCB REAR PANEL PCB	SYN-33 JA-02	設計 8/1/20 Eische Ato	製圖 坂岡 大蔵	承認 坂岡 大蔵	三角法 m/m	材 SX-4CP	寸注 No.	部品名 名 録	AG-01115	備考 坂岡
------------------------------------	-----------------	-------------------------------	----------------	----------------	------------	-------------	-----------	---------------	----------	----------



テスコ株式会社





NAME	POWER TRANS PRIMARY			FUSE				
	①	②	③	④	⑤	⑥	⑦	⑧
TSE-202 D	0V	/	100V	/	1A	2A	1A	1A
TSE-202 U	0V	/	117V	/	1A	2A	2A	2A
TSE-202 CEE	0V	/	220V	/	3/5mA	1.6A	1.6A	CEE
TSE-202 SHA	0V	/	240V	/	3/5mA	1.6A	1.6A	SHA
TSE-202 E	0V	/	110V	/	1A	2A	1A	E

**POWER SUPPLY BLOCK PS-25**






設計	製図	検図	承認	三角法	1
81.1.10	52.1-2			m/m	
Eiichi Sato					
テスコ株式会社					
				材質	仕上寸法
				SX-400	
				各電源70V	
					AG-A-0120



PANEL



\* O ← No  
 T --- CHECK PIN  
 ⊕ --- ADJUSTER  
 ← No



ADJUSTMENT GUIDE

No.	Description
1	10.000 V Adj

No.	Description
1	Hand Control OFF SET
2	Key Touch Level

No.	Description
1	D/A Converter SLOPE Adj
2	" " OFFSET Adj
3	RANGE SLOPE Adj
4	NOISE LEVEL Adj
5	VCO TRIANGLE BALANCE Adj
6	VCO Key SLOPE (CH1)
7	" RANGE SLOPE ( " )
8	" TUNE Adj ( " )
9	" Key SLOPE (CH2)
10	" RANGE SLOPE ( " )
11	" TUNE Adj ( " )
12	" Key SLOPE (CH3)
13	" RANGE SLOPE ( " )
14	" TUNE Adj ( " )
15	" Key SLOPE (CH4)
16	" RANGE SLOPE ( " )
17	" TUNE Adj ( " )

No.	Description
1	KFB OFF SET (CH1)
2	" " (CH2)
3	" " (CH3)
4	" " (CH4)
5	" SLOPE (CH1)
6	" " (CH2)
7	" " (CH3)
8	" " (CH4)
9	VCF PEAK BALANCE (CH1)
10	" CUT OFF Adj ( " )
11	" KFB Adj ( " )
12	" PEAK BALANCE (CH2)
13	" CUT OFF Adj ( " )
14	" KFB Adj ( " )
15	" PEAK BALANCE (CH3)

No.	Description
16	VCF CUT OFF Adj (CH3)
17	" KFB Adj ( " )
18	" PEAK BALANCE (CH4)
19	" CUT OFF Adj ( " )
20	" KFB Adj ( " )
21	VCA OFF SET Adj (CH1)
22	" " (CH2)
23	" " (CH3)
24	" " (CH4)
25	LFO AM OFF SET Adj
26	HPF OFF SET Adj
27	HPF CUT OFF Adj
28	OUTPUT OFF SET (LEFT)
29	" " (RIGHT)
30	LFO I FREQUENCY Adj
31	LFO II " "
32	DELAY TIME Adj


No.	Description
1	BBD BIAS ADJ (Delay Unit 1)
2	" " ( " " 2)
3	" " ( " " 3)
4	FAST LEVEL (BBD unit)
5	SLOW LEVEL ( " " )
6	DIRECT SIGNAL LEVEL
7	ENSEMBLE LEVEL
8	EG I OFF SET (TOTAL)
9	EG II ATTACK TIME (CH1)
10	" DECAY " ( " )
11	" ATTACK " (CH2)
12	" DECAY " ( " )
13	" ATTACK " (CH3)
14	" DECAY " ( " )
15	" ATTACK " (CH4)
16	" DECAY " ( " )
17	EG I ATTACK " (CH1)
18	" DECAY " ( " )
19	" ATTACK " (CH2)
20	" DECAY " ( " )
21	" ATTACK " (CH3)
22	" DECAY " ( " )
23	" ATTACK " (CH4)
24	" DECAY " ( " )

No.	Description
1	MEMORY OUT SLOPE
2	" " OFF SET

SX-400 P.C.B. LAYOUT		設計	製図	検査	承認	三角法	1
		81.3.30	66.1.2	66.1.2	66.1.2	m/m	
		内山	川井	川井	川井	尺度	
		テスコ株式会社		機種	SX-400	名称	
				No.	部品名	数量	摘要
							ASC-0P10
							低番




# TEISCO




## POLYPHONIC SYNTHESIZER

# SX-400



TEISCO

~ 49 KEYS ~



[ FRONT ]

### PANEL LAYOUT SX-400

設計	製図	検図	承認	三角法	1	1
	212.2	251.2	554.2	m/m	材	質 仕 上 寸 法
	Etchi	Sato	川井	尺 寸	機 種	SX-400
					部 品 名	数 値
					調 査	ASG - 0009

ニ ー ー 社 式 会 社